The 
Introduction
compares the performance of volatile and non-volatile and new memories. Mobile system using nonvolatile memory (NVM) provides store programs and data in the power mode. The most commonly used NVM embedded logic-ROMs flash [1] and [2] - [6] . Clever use way can reduce the damage of the current system standby. In addition to logic-ROMs NVM is usually low, read and write speed. Therefore, volatile memory (static storage and DRAM) are often buried in system chips (SoC) or 3 D-IC device to realize the operation.
In order to ensure low power consumption and long life battery, so need two low mobile communication system dynamic power consumption and low active-mode standby current. Many of the portable chip and Germany use dynamic-voltage-scaling scheme [7] , [8] or low voltage (VDD), in order to reduce power consumption. These methods are active-mode dynamic power and reduce leakage current, especially in the ultra-low-power system and health/biomedical application [9] - [11] . Figure 2 shows an example of the dynamic power reduction by using a low VDD 90 nm, static memory macro. In 3 D-IC hot effect in reducing the bottleneck backup power system. Figure 3 shows the measurement of the leakage current macro three 512 Kb SRAM normal operating temperature range. Increase the operation temperature from its minimum decreases, and its highest double the leakage current more than 150 x. To suppress the heating effect and energy consumption, in 3 D-IC VDD must be reduced.
Low minimum-operation-VDD (VDD min) memory are needed in Germany macro and lowpressure equipment. Unfortunately, many embedded memory cannot achieve low VDD minutes because of the failure to read or write. Therefore, memory has become a "bottleneck" minutes, reduce VDD mobile communication system. Many emerging memory, including the phase change memory (s) [13] - [17] , magnetic memory (MRAM) of [18] - [21] , conductive-bridge memory (CBRAM) [22] , resistance of memory (RRAM), have been proposed. These new nonvolatile memory is poor, and support the faster) running faster than traditional flash unit [1] . Use these memories, not only improve speed and power consumption of the concept of mobile system, but the more changes their memory structure. Figure 4 planning the threshold voltage (VTH) the change process and a 90 nm the width of the transistor. Obviously, a bigger transistor is to reduce VTH changes. However, most of the memory cells have the area is small, can't use a large number of transistors. Nano memory is highly sensitive to VTH changes.
Challenges for Low-Voltage Embedded Memories

2.1．SRAM
Many static memory for the design and use of column-multiplexing reading and writing circuit implementation a small columns, reduce the soft-error macro regional issues. Figure 5 shows a static memory mini-array. When word line (king) activation read or write operation period, choose not only static memory cells, but also not in the same SRAM cell are in use. Those not selected cells (not selected bar) is in the dummy-read mode. This data-0 storage-node asked suffered voltage into a cell were interviewed. Voltage into the Q, with VTH flip the variation, may cause data in the SRAM cell in reading or dummy-read operation. This raises a question, about half-select flip read stability or static storage stability. Unfortunately, these cells, in the stability of the static-noise-margin terms (nuclear), is deteriorating reduce, as shown in figure 6 VDD. Read and half-selection of the disturbance of operation, prevent VDD static memory. 
2.2．Mask-programmable ROM
Embedded read-only-memory (ROM) provides a reliable solutions and efficient storage procedures and data, after the mature don't need code-changing manufacturing, because of its small macro area, high reliability (data-retention time), and pure logic process, not to use the high pressure (pressure) equipment. The two popular embedded mask-programmed read only memories (ROM) of nanometer process NOR-ROM and NAND-ROM node. NOR-type logic-ROMs [2] , [4] usually adopt high speed, small-capacity in the application. This metal-programmable NAND-ROM [5] , [6] have a small cell area, lower power consumption, and NOR-type standby current than the smaller firmware.
As mentioned above, in the column-multiplexing voltage-sensing memories, a word line (king) activate all bit cells in the same row, and only in the selected BLS bit cells read out. So, the voltage fluctuation appeared in two options (selected reading) and not (or half-selected has not read) BLS access 0-cells in the data-sensing stage. In voltage-sensing, voltage drops of American labor bureau did not (BL [n + 1] / [n-1] BL) produce coupled noise, VBL-XT, in selected BL (BL [n]). BL copy crosstalk from the nearby U.S. labor bureau, the influence of the detrimentally choice is as shown in figure 7.
Fig. 7. Bit line crosstalk in single-end bit line memories
The charge-sharing effect and bit line leakage current also produce read-1 noise: The combined false voltage drop (VBL1-NOISE) that is caused by these read noises influences the sensing behavior of eNVMs. A small VBL1-NOISE reduces the effective VSM1. Alarge VBL1-NOISE (exceeding VSM1) causes sensing failure in the reading of a 1-cell. Unfortunately, VBL1-NOISE depends on data [2] - [6] and is worse at a lower VDD. Accordingly, choosing an appropriate VREF or trigger-point for voltage-mode sense amplifiers that are operated at both nominal and low VDD is difficult. An ultralow VREF is required to tolerate the VBL1-NOISE. A low VREF requires a long TBL to tolerate a small ICELL of 0-cells because of data-pattern and process variations, creating a large speed penalty for eNVMs. Figure 8 reveals that an ultra-long TBL does not increase VBL0-BL1, because of the BL leakage current. However, eNVMs can use a medium VREF and shorter TBL to improve read speed at the expense of the data-pattern coverage rate. 
3.1．Overview
High-performance mobile devices require fast access to embedded NVM. The promising next generation of NVMs includes PCRAM, MRAM, CBRAM, FeRAM, and RRAM. These designs have higher operating speeds than conventional eFlash devices. PCRAM has a shorter write time than eFlash, but the write time is still 50ns~300ns owing to the long quenching times; PCRAM also has a large write power consumption. PRAM requires extra circuitry for writing, such as that of a current cell regulator or multiple SET pulse generators [13] , to provide a high resistance ratio for high yield sensing. MRAM has a high write speed (10ns~30ns) and excellent endurance, but suffers from the need for a limited R-ratio to ensure favorable sensing yield. RRAM is also a promising candidate nextgeneration universal memory because of its shorter write time, large R-ratio, multilevel capability, and relatively low write power consumption. However, the switching mechanism of RRAM remains unclear. Table I compares the newly developed emerging memories. 
3.2．High-Speed Resistive RAM
An HfO2-based resistive memory device [11] , as displayed in Fig. 9 , has been proposed to achieve a short switching time. This resistive device utilizes HfO2 as the insulator, titanium nitride electrodes, and a thin titanium film between the top electrode and the HfO2-insulator. This RRAM device must undergo a "forming" procedure to set the RRAM cell to a low resistive state before regular read and write operations. The proposed 1T1R RRAM: SET (write-0) and RESET (write-1) perform two types of write operation. The SET operation changes the RRAM device from a high-resistive state (HRS) to a low resistive state (LRS), by applying a SET-voltage (VSET) to the bit line (BL) and 0V to the source terminal of the NMOS switch. The RESET operation changes the RRAM device from LRS to HRS by applying a RESET voltage (VRESET) to the source terminal of the NMOS switch, and 0V to the BL. The RRAM device requires a low write current (<25uA) and achieves a higher resistive-ratio (R-ratio) between HRS and LRS than does either PRAM or MRAM. This 1T1R RRAM also has much higher endurance (>108cycles) than eFlash, and long data retention time (extrapolated to 10 years at 200°C). Additionally, this HfO2-based RRAM device can also exhibit multi-level operation, as presented in Fig. 10.   Fig 9. A HfO2-based resistive RAM.
To perform write operation using this high-speed bipolar RRAM device, the RRAM macro use a bidirectional write control scheme. In SET mode, current flows from the BL to the SL. The selected SL is connected to ground via the SL-multiplexor. In RESET mode, current flows from the SL to the BL. The BL is connected to ground via the BL-multiplexor. To prevent over-setting, the BL-voltage-bias circuitry includes a current limiter.
For the read operation, either voltage sensing or current sensing can be applied to the RRAM macro. The demonstrated 1Kb RRAM macro utilizes a reference cell to generate a reference current, which is
The Study on Embedded Memory Circuit Design in Low-power SoC Chips for Mobile Systems Ren Guocan,Wang Songliang,Shao Hua 1/k of the read cell current (ICELL) of the LRS RRAM cell. This reference current generates a reference voltage on the reference bit line (RBL) for a voltage-mode differential-input sense amplifier. However, one critical design challenge is to limit the BL voltage to under 0.4V throughout) the sensing period to prevent read-disturbance of the RRAM cell. Three-dimensional (3D) memories improve system performance by increasing bandwidth; reducing interconnects power consumption and reducing the cost of using numerous types of memory instead of integrated on the same die. Some investigations have focused on the single-crystal solution for 3D NVM memories, attempting to minimize costs using specialized processes. Other investigations have utilized multiple device layers, each of which is manufactured using conventional 2D IC processes and various stacking technologies to form cost-effective heterogeneous 3D-ICs.
Currently, many 3D-IC designs, especially that of the DRAM-rich system, employ the commoditymemory-interface (CMD), such as the DDR interface, for logic/processor-memory stacking, as displayed in Fig. 11 . This (method OR scheme OR approach) reduce the cost of re-designing the processor-memory interface, and in particular, allows of 2D logic/processor designs to be reused. The usage of DDR-based interface has also increased the availability of on-market DRAM dies for 3D stacking. The through-silicon-via (TSV) or other 3D-stacking technologies has smaller parasitic RC than that of on-board wiring. The stacking of DDR-interface DRAM dies significantly reduces the power consumed in processor-memory communication compared to that using conventional on-board (off-chip) DRAM DIMM module.
Unlike the CMD-based approach, the use of an " embedded-memory-interface (EMI)" with additional 3D-dedicated pins can fully exploit the advantages of TSV-based 3D connection technologies, as shown in Fig. 12 . The EMI-based approach enables a 3D-IC system to use wide-IO parallel data communication at a lower cycle speed than can be achieved using the DDR-based serial limited-IO high-speed communication between logic/processor and memory dies, for a target data bandwidth. Therefore, EMI-based processor-memory stacking can increase yield and reduce power consumption by eliminating the need for complex high-speed IO-interface circuitry. 
Summary and Conclusions
The reason of power consumption and heat consideration, mobile system chip (SoC) and 3 D-IC operation of the equipment must be in low voltage. In this paper, the low voltage static memory design challenges and logic-ROM memories. This paper also is many new memories. Processor-with memory interface and a new memory structure mobile and 3 D-IC are also SoC design are also discussed.
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